|
ece.vt.edu
|
ECE
|
|
vt.edu
|
Virginia Tech
|
|
scholar.google.com
|
Scholar
|
|
dblp.org
|
DBLP
|
|
orcid.org
|
ORCID
|
|
dl.acm.org
|
ACM
|
|
ssrg.ece.vt.edu
|
Research Group
|
|
conf.researchr.org
|
Abstract Interpretation for Exception-Aware Function Summaries in Binaries
|
|
qrs26.techconf.org
|
Adding Compilation Metadata To Binaries To Make Disassembly Decidable
|
|
ssrg.ece.vt.edu
|
Sem86: A Full-System Emulator Without Hard-coded Semantics
|
|
ssrg.ece.vt.edu
|
Stretch: A Fault-Driven DSM Runtime for Distributed Multithreaded Applications
|
|
ssrg.ece.vt.edu
|
Scalable Floating-Point Satisfiability via Staged Optimization
|
|
ssrg.ece.vt.edu
|
Hares: A Framework for Transparent and Cross-Architecture Enclave Offloading
|
|
ssrg.ece.vt.edu
|
Stateful HW-SW Migration: An Architecture-agnostic Checkpointing-Rollback Toolchain
|
|
ssrg.ece.vt.edu
|
Adding Compilation Metadata To Binaries To Make Disassembly Decidable
|
|
ssrg.ece.vt.edu
|
Scalable and Fault-Tolerant Storage and File System Services with Non-Blocking Synchronization for Private Clouds
|
|
ssrg.ece.vt.edu
|
reInstruct: Toward OS-aware CPU Microcode Reprogramming
|
|
ssrg.ece.vt.edu
|
Stramash: A Fused-kernel Operating System for Cache-Coherent, Heterogeneous-ISA Platforms
|
|
doi.ieeecomputersociety.org
|
Formally Verified Binary-level Pointer Analysis
|
|
ssrg.ece.vt.edu
|
On Extending Incorrectness Logic with Backwards Reasoning
|
|
doi.org
|
SmartNIC-Based Distributed Shared Memory
|
|
computer.org
|
HEXO: Offloading Long-Running Compute- and Memory-Intensive Workloads on Low-Cost, Low-Power Embedded Systems
|
|
ssrg.ece.vt.edu
|
Offloading Datacenter Jobs to RISC-V Hardware for Improved Performance and Power Efficiency
|
|
ssrg.ece.vt.edu
|
Verifiably Correct Lifting of Position-Independent x86-64 Binaries to Symbolized Assembly
|
|
dl.acm.org
|
Poster: Formally Verified Binary Lifting to P-Code
|
|
ssrg.ece.vt.edu
|
libLISA: Instruction Discovery and Analysis on x86-64
|
|
ssrg.ece.vt.edu
|
A Family of Fast and Memory Efficient Lock- and Wait-Free Reclamation
|
|
ssrg.ece.vt.edu
|
Dapper: A Lightweight and Extensible Framework for Live Program State Rewriting
|
|
ssrg.ece.vt.edu
|
On the Decidability of Disassembling Binaries
|
|
ssrg.ece.vt.edu
|
sMVX: Multi-Variant Execution on Selected Code Paths
|
|
ssrg.ece.vt.edu
|
Exceptional Interprocedural Control Flow Graphs for x86-64 Binaries
|
|
ssrg.ece.vt.edu
|
DynaCut: A Framework for Dynamic and Adaptive Program Customization
|
|
ssrg.ece.vt.edu
|
Understanding the Security of Linux eBPF Subsystem
|
|
ssrg.ece.vt.edu
|
BIRD: A Binary Intermediate Representation for Formally Verified Decompilation of x86-64 Binaries
|
|
ssrg.ece.vt.edu
|
Low-level Reachability Analysis based on Formal Logic
|
|
ssrg.ece.vt.edu
|
Aggregate VM: Why Reduce or Evict VM’s Resources When You Can Borrow Them From Other Nodes?
|
|
ssrg.ece.vt.edu
|
A Formal Semantics for P-Code
|
|
ssrg.ece.vt.edu
|
Rave: A Modular and Extensible Framework for Program State Re-Randomization
|
|
ssrg.ece.vt.edu
|
wCQ: A Fast Wait-Free Queue with Bounded Memory Usage
|
|
ssrg.ece.vt.edu
|
Scalable Byzantine Fault Tolerance via Partial Decentralization
|
|
ssrg.ece.vt.edu
|
DSV: Disassembly Soundness Validation without Assuming a Ground Truth
|
|
ssrg.ece.vt.edu
|
Formally Verified Lifting of C-compiled x86-64 Binaries
|
|
doi.org
|
H-Container: Enabling Heterogeneous-ISA Container Migration in Edge Computing
|
|
ssrg.ece.vt.edu
|
Transparent, Cross-ISA Enclave Offloading
|
|
ssrg.ece.vt.edu
|
Kite: Lightweight Critical Service Domains
|
|
ssrg.ece.vt.edu
|
Continuous Address Space Layout Re-Randomization for Linux Drivers
|
|
doi.org
|
Poster: wCQ: A Fast Wait-Free Queue with Bounded Memory Usage
|
|
dl.acm.org
|
An OpenMP Runtime for Transparent Work Sharing Across Cache-Incoherent Heterogeneous Nodes
|
|
ssrg.ece.vt.edu
|
Snapshot-Free, Transparent, and Robust Memory Reclamation for Lock-Free Data Structures
|
|
isa-afp.org
|
x86 Instruction Semantics and Basic Block Symbolic Execution
|
|
ssrg.ece.vt.edu
|
A Syscall-Level Binary-Compatible Unikernel
|
|
ssrg.ece.vt.edu
|
Xar-Trek: Run-time Execution Migration among FPGAs and Heterogeneous-ISA CPUs
|
|
ssrg.ece.vt.edu
|
Brief Announcement: Crystalline: Fast and Memory Efficient Wait-Free Reclamation
|
|
ssrg.ece.vt.edu
|
Verification of Functional Correctness of Code Diversification Techniques
|
|
ssrg.ece.vt.edu
|
An OpenMP Runtime for Transparent Work Sharing Across Cache-Incoherent Heterogeneous Nodes
|
|
ssrg.ece.vt.edu
|
Sound C Code Decompilation for a Subset of x86-64 Binaries
|
|
ssrg.ece.vt.edu
|
Dynamic and Secure Memory Transformation in Userspace
|
|
ssrg.ece.vt.edu
|
A Framework for Software Diversification with ISA Heterogeneity
|
|
ssrg.ece.vt.edu
|
Scaling Shared Memory Multiprocessing Applications in Non-cache-coherent Domains
|
|
ssrg.ece.vt.edu
|
A Validation Methodology for OCaml-to-PVS Translation
|
|
ssrg.ece.vt.edu
|
Secure and Efficient In-process Monitor (and Library) Protection with Intel MPK
|
|
ssrg.ece.vt.edu
|
The Case for Intra-Unikernel Isolation
|
|
ssrg.ece.vt.edu
|
DEX: Scaling Applications Beyond Machine Boundaries
|
|
ssrg.ece.vt.edu
|
Edge Compute — the Case for Heterogeneous-ISA Container Migration
|
|
ssrg.ece.vt.edu
|
LibrettOS: A Dynamically Adaptable Multiserver-Library OS
|
|
ssrg.ece.vt.edu
|
Intra-Unikernel Isolation with Intel Memory Protection Keys
|
|
ssrg.ece.vt.edu
|
Highly Automated Formal Proofs over Memory Usage of Assembly Code
|
|
ssrg.ece.vt.edu
|
Universal Wait-Free Memory Reclamation
|
|
ssrg.ece.vt.edu
|
Taming the Contention in Consensus-based Distributed Systems
|
|
ssrg.ece.vt.edu
|
Quantifying Memory Underutilization in HPC Systems and Using it to Improve Performance via Architecture Support
|
|
ssrg.ece.vt.edu
|
Rethinking Communication in Multiple-kernel OSes for New Shared Memory Interconnects
|
|
ssrg.ece.vt.edu
|
SlimGuard: A Secure and Memory-Efficient Heap Allocator
|
|
ssrg.ece.vt.edu
|
Generalized Consensus for Practical Fault Tolerance
|
|
ssrg.ece.vt.edu
|
Work-in-Progress: Establishing a Refinement Relation between Binaries and Abstract Code
|
|
ssrg.ece.vt.edu
|
Symbolic Execution of x86 Assembly in Isabelle/HOL
|
|
ssrg.ece.vt.edu
|
Scalable Translation Validation of Unverified Legacy OS Code
|
|
ssrg.ece.vt.edu
|
Brief Announcement: Hyaline: Fast and Transparent Lock-Free Memory Reclamation
|
|
ssrg.ece.vt.edu
|
Formal Verification of Memory Preservation of x86-64 Binaries
|
|
ssrg.ece.vt.edu
|
Cross-ISA Execution of SIMD Regions for Improved Performance
|
|
ssrg.ece.vt.edu
|
HEXO: Offloading HPC Compute-Intensive Workloads on Low-Cost, Low-Power Embedded Systems
|
|
ssrg.ece.vt.edu
|
ezBFT: Decentralizing Byzantine Fault-Tolerant State Machine Replication
|
|
ssrg.ece.vt.edu
|
The Multihype: Virtualizing Heterogeneous-ISA Architectures
|
|
ssrg.ece.vt.edu
|
A Framework to Secure Applications with ISA Heterogeneity
|
|
ssrg.ece.vt.edu
|
A Binary-Compatible Unikernel
|
|
ssrg.ece.vt.edu
|
Formally Verified Big Step Semantics out of x86-64 Binaries
|
|
ssrg.ece.vt.edu
|
Lerna: Parallelizing Dependent Loops Using Speculation
|
|
ssrg.ece.vt.edu
|
libMPNode: An OpenMP Runtime For Parallel Processing Across Incoherent Domains
|
|
ssrg.ece.vt.edu
|
Poster: Scheduling HPC Workloads on Heterogenous-ISA Architectures
|
|
ssrg.ece.vt.edu
|
Lerna: Parallelizing Dependent Loops Using Speculation
|
|
ssrg.ece.vt.edu
|
group site
|
